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Abstract. Hyperspectral image (HSI) classification has been widely
adopted in applications involving remote sensing imagery analysis which
require high classification accuracy and real-time processing speed. Meth-
ods based on Convolutional neural networks (CNNs) have been proven
to achieve state-of-the-art accuracy in classifying HSIs. However, CNN
models are often too computationally intensive to achieve real-time re-
sponse due to the high dimensional nature of HSI, compared to tradi-
tional methods such as Support Vector Machines (SVMs). Besides, pre-
vious CNN models used in HSI are not specially designed for efficient
implementation on embedded devices such as FPGAs. This paper pro-
poses a novel CNN-based algorithm for HSI classification which takes
into account hardware efficiency. A customized architecture which en-
ables the proposed algorithm to be mapped effectively onto FPGA re-
sources is then proposed to support real-time on-board classification with
low power consumption. Implementation results show that our proposed
accelerator on a Xilinx Zynq 706 FPGA board achieves more than 70×
faster than an Intel 8-core Xeon CPU and 3× faster than an NVIDIA
GeForce 1080 GPU. Compared to previous SVM-based FPGA accelera-
tors, we achieve comparable processing speed but provide a much higher
classification accuracy.
Keywords: Hyperspectral Image Classification · Deep Learning · Con-
volution Neural Network · Field-Programmable Gate Array
1 Introduction
Hyperspectral images (HSI) contain spectrum information for each pixel in the
image of a scene, and can be used in finding objects and identifying materials
or detecting processes [4]. Hyperspectral images are widely employed in many
applications from airborne and satellite remote sensing mission [19], to oil spill
detection [16], early cancer diagnosis [15] and environmental monitoring [14].
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HSI classification involves assigning a categorical class label to each pixel in the
image, according to the corresponding spectral and/or spatial feature [2]. With
the advent of new hyperspectral remote sensing instruments and their increased
temporal resolutions, the availability and dimensionality of hyperspectral data
are continuously increasing [12]. This demands very fast processing solutions for
on-board space platforms in order to reduce download bandwidth and storage re-
quirements [19], making reconfigurable hardware such as FPGAs very promising
to perform and accelerate HSI classification methods.
Among the approaches explored for HSI classification, convolutional neural
network (CNN) based methods such as BASS Net [17] and HSI-CNN [13] are
favourable over the others because of their greatly improved accuracy for some
popular benchmark datasets, with the ability to use extensive parameters to
learn spectral features of a HSI. However, these CNN-based algorithms have
great computational complexity due to the large dimensionality of hyperspec-
tral images. Besides, prior CNN models used in HSI classification may not be
hardware efficient to be deployed on embedded systems such as FPGAs without
any modifications since they are not specially designed for FPGAs.
In order to address the above challenges and achieve fast processing speed on
embedded devices, this work proposes a novel CNN architecture based on BASS
Net [17], and our model is more hardware efficient for implementation on FPGAs
while maintaining similar accuracy as the original BASS Net. Besides, we propose
and optimize the hardware architecture to accelerate our proposed network in
FPGA by parallel processing, data pre-fetching and design space exploration.
Compared to previous SVM-based FPGA accelerators, the proposed accelerator
has almost the same scale of processing speed on the same scale of FPGA device,
but provides a lot higher accuracy results.
The main contributions of this work are summarized as follows:
– A novel network for HSI classification which takes into account hardware
efficiency, and thus achieves real-time on-board HSI classification with both
high accuracy and fast processing speed (Section 3);
– A highly optimized hardware architecture which maps the proposed CNN
model onto FPGAs, and it processes all the layers in on-chip memories to
enable high throughput of real-time HSI applications (Section 4);
– Evaluation of the proposed accelerators on a Xilinx ZC706 FPGA board
across four popular benchmark datasets. Our accelerator achieves an overall
classification accuracy of 95.8%, 99.4%, 95.2% and 98.2% respectively which
largely outperforms previous SVM-based FPGA accelerators, and it achieves
around 10 to 25 us/pixel processing speed which is about 80× and 3× faster
than the respective CPU and GPU designs (Section 5).
2 Background and Related Work
2.1 Hyperspectral Imagery
Unlike traditional RGB image, hyperspectral images are typically represented as
a data cube in dimension (x, y, λ), where x and y represent spatial dimensions
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with space information of pixels, and λ represents the third dimension with
spectral information for distinguishing different materials and objects.
Hyperspectral image (HSI) classification is the task to assign a class label
to every pixel in an image. Several approaches have been explored in literature
for HSI classification. K-nearest neighbors (k-NN) based methods use Eucledian
distance in the input space to find the k nearest training examples and a class is
assigned on the basis of them [17]. Support Vector Machine (SVM) based meth-
ods introduce dimensionality reduction in order to address the problem of high
spectral dimensionality and limited number of labeled training examples, with
SVM classifiers used in the reduced dimensional space. Although these meth-
ods adopt parallel processing [19] and are suitable for FPGA-based acceleration,
they often behave weakly in terms of the classification accuracy when tackling
large datasets [17].
2.2 CNN-Based HSI classification
Recently, deep learning based methods have achieved promising performance in
HSI classifications [3] due to their ability to use extensive parameters to learn
features. Deep learning methods [20] utilize spectral-spatial context modeling in
order to address the problem of spatial variability of spectral signatures. These
methods often use convolutional neural networks (CNNs) for feature learning and
classification in an end-to-end fashion. CNNs adopt extensive parameter-sharing
to tackle the curse of dimensionality. They extract and learn representative fea-
tures via multiple times of back propagation. Using features is more effective
than rule-based algorithms for recognition tasks.
One of the most popular CNN models for HSI classification: BASS Net [17],
a deep neural network architecture which learns band-specific spectral-spatial
features and gives state-of-the-art performance without any kind of data-set
augmentation or input pre-processing. While this algorithm leads to high clas-
sification performance due to efficient band-specific feature learning, the model
is computationally intensive, which often requires huge amount of resources and
energy. Nevertheless, this network has parallelism in many computational blocks
and thus can be prallelized in hardware platforms such as FPGAs. However, the
BASS Net is not suitable to be deployed on embedded systems without modifi-
cation. The main challenge is that the CNN architecture does not have identical
layer parameters, which increases the difficulty of designing generic hardware
modules that support varying parameters. For example, there are 1-D convolu-
tional layers with different kernel sizes such as 3×1 and 5×1 implemented using
spectral information and 2-D convolutional layers applied using spatial infor-
mation. Fully-connected layers are also applied after all convolution layers for
summarization and output classification probability. Because of these reasons,
direct mapping of this algorithm to FPGAs may not be efficient and cannot sat-
isfy the requirement of real-time processing without the proposal of algorithm
adaptions and efficient hardware architecture.
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2.3 Related Work
Prior work includes deploying SVM-based HSI classification on FPGA for ac-
celeration and utilizing GPUs for algorithmic speed up on CNN-based methods.
There is exhaustive literature on accelerating the traditional algorithms such as
SVMs using FPGAs. Wang et al. [19] proposed a novel accelerator architecture
for real-time SVM classification. The accelerator uses data flow programming
to achieve high performance and can be used for different applications. Tajiri
et al. [18] proposed a hyperspectral image classification system on FPGA, by
introducing the Composite Kernel Support Vector Machine and reducing the
computational complexity. These former accelerators achieve real time process-
ing speed but they do not achieve high classification accuracy and therefore are
not favoured over CNN-based methods.
Recently CNN-based HSI approaches have been proposed by many researchers.
Santara et al. [17] presented an end-to-end deep learning architecture that ex-
tracts band specific spectral-spatial features to performs landcover classification.
Luo et al. [13] proposed a novel HSI classification model to reorganize data by us-
ing the correlation between convolution results and to splice the one-dimensional
data into image-like two-dimensional data to deepen the network structure and
enable the network to extract and distinguish the features better. Lee et al. [5]
built a fully convolutional neural network with a total of 9 layers, which is much
deeper than other convolutional networks for HSI classification. To enhance the
learning efficiency of the proposed network trained on relatively sparse training
samples, residual learning was used in their work. However, all of these efforts
have only focused on the improvement of the accuracy of these algorithms on
CPU or GPUs, the performance of their models have never been reported or con-
sidered in prior works. Therefore, it is unclear if these algorithms are suitable for
on-board platforms and it is not straightforward to map them into embedded
devices for real-time processing.
To the best of the authors’ knowledge, this is the first work that proposes
FPGA architecture for CNN-based HSI classifications. Our FPGA-based acceler-
ator achieves high accuracy, fast processing speed and lower power consumption,
which is suitable for on-board space platforms.
3 Proposed CNN-based HSI Classification Model
3.1 HSI Preprocessing method
Deep neural network architectures are based on pixel-wise classification results
of the input image. More explicitly, the input of the network is a p × p × Nc
pixel cube using its central pixel x as label, where p refers to the and Nc is the
number spectral channels of the dataset scene. The output of the network is the
predicted class label yi for pixel x.
The patched based method was first introduced by Leng et al [6] to analysis
neighbour spatial information around a pixel. Different strategies are described
in Figure 1.
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Fig. 1. A) Hyperspectral Image cube. B) Extraction of data cube with labeled at
central pixel from a raw HSI.
3.2 Model Structure Description
We propose our network based on the structure of BASS-Net [17]. The network
uses significantly fewer parameters when compared to other models and exhibits
parallelism at inference stage. We further modify the model such that it is more
efficient for FPGA implementation. The patch strategy is altered to 24 neigh-
bours (Patch 5) (see Figure 1) and replacing 1-D kernels with 2-D kernels for
the purpose of achieving better HSI classification performance.
The proposed model processes through the following three stages as shown
in Figure 2.
Spectral feature selection and band partitioning (Block 1) In this step, the p ×
p ×Nc input volume is taken as input by a 3 × 3 or 1 × 1 spatial convolution
for feature selection; then the spectral dimension of the output is split into Nb
bands with equal bandwidth and passed as input to the second step for parallel
processing;
Spectral feature learning (Block 2) This step applies Nb parallel networks, with
one for each band: the input is first flattened to one dimension along the spatial
dimensions; four 3× 3 convolution filter is applied in the spectral dimension to
learn spectral features; the outputs of the parallel networks are then concate-
nated and fed into the summarization and classification stage. Rectified Linear
Unit (ReLu) is applied on every layers to accelerate convergence.
Summarization and Classification (Block 3) This step summarizes the concate-
nated output of the band-specific networks of the previous stage by using a set
of fully connected layers, each of which is followed by a ReLu layer A K-way
Softmax layer performs the final classification by calculating the conditional
probabilities of the K output classes.
3.3 Hardware Adoptions
There are some tunable parameters in the network architecture for different
design choices:the input patch size p, the number of parallel bands Nb in the
6 S.Liu et al.
Fig. 2. Overall structure of our model architecture.
Table 1. The proposed CNN-based HSI network with input patch size 5 × 5 and
Nb = 4.
Input patch size: 5 × 5 × 220 and Nb = 4
Layer type Input Volume Output Volume kernel
Block 1 layer 1 3 × 3 conv 5 × 5 × 220 3×3×220 3×3×220×220
split into Nb bands along spectral dimension and each is run in Blcok 2
Block 2
layer 1 3 × 3 conv 9×55×1 7×53×2 3×3×1×2
layer 2 3 × 3 conv 7×53×2 5×51×4 3×3×2×4
layer 3 3 × 3 conv 5×51×4 3×49×4 3×3×4×4
layer 4 3 × 3 conv 3×49×4 1×47×4 3×3×4×4
The output of Nb Blocks concatenated
Block 3
layer 1 Fully Connect layer 752×1 120×1 752×120
layer 2 Fully Connect layer 120×1 9×1 120×9
second stage and the convolutional kernel in the first stage. Compared to BASS
Net, three major changes are introduced for hardware efficiency and accuracy
improvement:
1) We utilized 3 × 3 CNN filters in stage 1 for spatial dimension learning, which
amplifies spatial signatures and are identical to the convolutions in stage 2;
2) 1-D convolutions of kernel size 3×1 and 5×1 in stage 2 are all replaced by
2-D 3×3 fixed kernel size for generic hardware module design and reuse;
3) In stage 2, the data are flattened along the spatial dimension and split into
Nb segments along the spectral dimension. We choose Nb from 2, 4 or 8 for
easy parallel processing in FPGA technology.
For block 1, we also apply 3×3 convolution for input patch size of 5×5×Nc
or 1×1 convolution for input patch size of 3×3×Nc. One of the strategies is
chosen for different datasets in order to have a trade-off between the accuracy
and processing speed.
Our final network4 parameter configurations are summarized in Table 1.
4 https://github.com/custom-computing-ic/CNN-Based-Hyperspectral-Image-
Classification
Optimizing CNN-based Hyperspectral Image Classification on FPGAs 7
3.4 Training Process
Regularization methods Trainable parameters are shared across each band in
block 2 in order to minimize hardware resources and design space. Bands must
be placed sequentially to allow back-propagation and avoid gradient vanishing
problem. Dropout is applied on the fully-connected layers in block 3 to prevent
over-fitting.
Loss functions We employ cross-entropy loss function as error measure. The
training process aims to minimise the loss value to obtain a distribution that
is the best capture of the data set. Given a training dataset: {Xi, yi}Ni=1, the
designated loss function is described as:
L(p, pˆ) = −
N∑
i=1
p(x) log pˆ(x) (1)
where p(x) is the probability distribution of our models, and pˆ(x) is the actual
distribution that represents the dataset.
Optimizer We used Adaptive Moment Estimation to update kernel weights and
biases with initial learning rate 0.0005, β1 = 0.9 and β2 = 0.999
4 Proposed CNN-based HSI Accelerator
4.1 Hardware Architecture
Based on our proposed network, we design the hardware architecture of the
FPGA accelerator for CNN-based real-time HSI classification shown in Figure
3. The proposed CNN accelerator design on FPGA is composed of several major
components: the computation units (CONV and FC modules), on-chip buffers,
external memory and control unit. The processor (PS) configures the parameters
of the layers for the two computation units through the control unit. CONV
and FC are the basic computation units for the CNN-based HSI classification
algorithm. Due to the limitation of the on-chip memory size, the input data and
weights of all the layers are stored in off-chip memories and transferred to on-
chip buffers when processing each layer. All intermediate data for processing are
stored in on-chip buffers to avoid frequent off-chip memory access. Therefore,
the required on-chip buffers need to store at least the input and output data
size of one layer, since these on-chip buffers will be reused when the next layer
is processed.
4.2 Convolution and Fully-Connected Design
Our convolutional and fully-connected layer architectures are inspired by the
design in [21]. The CONV unit contains several computational kernels running
in parallel, and each kernel consists of 9 multipliers followed by an adder tree to
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Fig. 3. The architecture of the FPGA-based CNN accelerator which integrates 2 com-
putation units: CONV and FC.
implement the 3×3 2-D convolution operation. Multiple kernels are utilised for
parallel channel and filter processing and the total number of kernels represents
the parallelism of the CONV unit (PC). Besides, we implement 1×1 convolutions
in the CONV kernel by reusing the 9 multipliers and bypassing the adder trees.
Therefore, the degree of parallelism of 1×1 CONV is 9 times of PC .
The operation of the FC kernel is to perform dot product between the re-
shaped input feature vector and the weight matrix. The FC kernel also contains
several multipliers to calculate the dot product between each row of the weight
matrix and the feature vector in parallel. The number of multipliers in the FC
kernel represents the parallelism of the FC unit (PF ).
4.3 Optimizations
In this section, we describe the optimization techniques used for the FPGA-
based HSI accelerator design in order to increase the system throughput. The
optimizations to the FPGA-based accelerator mainly focus on: 1) fully utilising
the existing hardware resource to reduce the computation time by parallel pro-
cessing [8], and 2) increasing the data reuse to reduce the communication time
to off-chip memories[7].
Data pre-fetching and pipelining. We adopt the parallel processing of mul-
tiple data and filters inside the CONV and FC kernel to increase the data reuse
and reduce computation overhead. However, there is another overhead involving
the transfer of the weights from DDR memory to the computational units. These
weights actually do not need to be stored in on-chip buffers as they are only used
once which is different from input data. To reduce this overhead, weights are
pre-fetched before processing in order to overlap weight transfer time and com-
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putation. Figure 4 shows the timing of several computation and weight transfer
phases.
Fig. 4. Computation and weights transfer flows.
To compute the first layer, we first load input data and weights of layer 1
and 2 from DDR memory to on-chip buffers. At the same time, the computation
of layer 1 can start as soon as the weights of layer 1 are valid since the input
data are already in on-chip buffers; after the computation of layer 1, the output
of layer 1 has already been stored in the on-chip buffers and the weights of layer
2 have loaded to the memories, so we can process layer 2 immediately after
finishing layer 1 and at the same time we load the weights for the next stage,
i.e., layer 3. As a result, the total execution time only needs to cover the transfer
of the input and the final output, and the computational time. All the weight
transfer time is overlapped in the computation stage, and there is no waiting
time between computations of two consecutive layers.
Data Quantization. The main benefit of accelerating CNN models in FPGAs
comes from the fact that CNNs are robust to low bitwidth quantization [11].
Instead of using the default double or single floating point precision in CPU,
fixed-point precision can be used in FPGA-based CNN accelerator to achieve
an efficient design optimized for performance and power efficiency [9,10]. In this
work, we implement our proposed design with 16 bit fixed-point which has been
shown to achieve almost the same accuracy as floating point in the inference
stage, in order to allow optimizations for high parallelism mentioned in the
above section. It should be noted that there is no significant accuracy loss in the
HSI classification result when reducing the precision from 32-bit floating point
to 16-bit fixed-point quantized version for the inference process, as long as the
training stage adopts 32-bit floating point.
Design Parameter Tuning. We tune the hardware design parameters of the
accelerator mentioned above based on the network input size and structure, in
order to fully utilize the computation resources (DSPs) and achieve the optimal
performance for the proposed CNN accelerator. This process involves adjusting
the computational resource allocations, i.e., PC and PF between the CONV unit
and FC unit to achieve minimal computation time.
This step in essence covers design space exploration (DSE). The design pa-
rameters used in the network and the hardware accelerator are summarized in
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Table 2. In our approach, we first adjust the network parameters in the training
stage to verify the accuracy results. Then for a given set of network parameters,
we develop a tool with the Nonlinear programming solver fmincon in Matlab
Optimization Toolbox to automatically generate the optimal hardware design
parameters in terms of the processing speed. Based on our approach, we can
easily extend our network to support different HSI datasets and achieve the cor-
responding optimal speed. Therefore, it largely improves the design quality and
designer productivity.
Table 2. Network and hardware accelerator parameters for design space exploration.
Data-set variables
C number of classes in the HSI dataset
Nc spectral bands or input volume channels
Tunable network design parameters
Nb number of split band in Block 2
ps input patch size
Tuable hardware design parameters
PC Parallelism of CONV unit
PF Parallelism of FC unit
5 Evaluation
In this section, the accuracy of our proposed network is compared to other
CNN-based algorithms and some traditional methods. The performance of our
accelerator is also compared to prior FPGA-based accelerators.
5.1 Benchmarks
Four benchmark datasets5 are used to evaluate our proposed model and accel-
erator. These include Indian Pines scene, Salinas scene, Kennedy Space Centre
(KSC) scene and Botswana scene. The first three datasets were acquired by the
NASA Airborne Visible Infra-Red Imaging Spectrometer (AVIRIS) across Indi-
ana, California, Florida, and the Botswana dataset was acquired by the NASA
EO-1 satellite over Botswana. The spectral bands used for these datasets after
removing bands covering the region of water absorption are 220, 224, 176 and
144 respectively. The classes and spectral bands of each dataset are summarized
in Table 3. Some classes are dropped during training due to limited samples. We
randomly select 15% as training samples, 5% as validation samples and the re-
minder as testing samples. The network parameter configurations after tunning
in the training stage are also summarized in Table 3.
5 These datasets can be obtained from http://www.ehu.eus/ccwintco/index.php?
title=Hyperspectral_Remote_Sensing_Scenes.
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Table 3. Dataset variables and their corresponding network configurations.
Dataset classes spectral bands
(Nc)
Block 1 Nb patch size
Indian Pines 11 220 1 × 1 4 3 × 3
Salinas 16 224 1 × 1 8 3 × 3
KSC 13 176 3 × 3 8 5 × 5
Botswana 14 144 3 × 3 8 5 × 5
5.2 Experiment Setup
The proposed accelerator is developed using Verilog HDL. The hardware system
is built on Xilinx Zynq ZC706 board which consists of a Xilinx XC7Z045 FPGA,
dual ARM Cortex-A9 Processor and 1 GB DDR3 memory. The whole system is
implemented with Vivado Design Suite. The ARM processor in the Zynq device
is used to initialize the accelerator, set the layer parameters and transfer the
weights of each layer. All designs run on a single 250 MHz clock frequency.
For comparison, the respective software implementations run on CPU and
GPU are using the deep learning software framework TensorFlow [1] in CentOS
7.2 operating system. The CPU platform is Intel Core Xeon 4110 CPU@2.10GHz
with 8 cores. The GPU platform is NVIDIA GeForce 1080 (Pascal) with 2560
CUDA cores and 8GB GDDR5 256-bit memory).
5.3 Classification Accuracy
We first evaluate the overall accuracy (OA) of the proposed accelerator for the
four benchmark datasets. Here the average per-class accuracy is omitted for each
datasets due to lack of space. Tables 4 shows the results of the comparison of
the proposed framework with other traditional and deep learning based meth-
ods. From the table, we can see that our proposed network achieves nearly the
same accuracy compared to BASS Net and even better overall accuracy for the
Botswana dataset. It is not surprising that our proposed framework outperforms
all the other traditional methods (k-NN and SVM) on all the evaluated four
data sets in terms of accuracy.
Table 4. Classification accuracy (%) comparison of the proposed network and other
methods on the benchmark datasets.
OA (%) k-NN SVM BASS Net Proposed
Indian Pines 76.4 89.8 96.7 95.8
Salinas 86.3 93.1 98.9 98.9
KSC 79.5 89.1 95.3 95.2
Botswana 81.6 85.4 98.1 98.7
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5.4 Resource Utilization
Table 5 shows the resource utilization (LUTs, FFs, DSPs, etc.) of our proposed
accelerator when implemented in the target Zynq device. The implemented ac-
celerator contains 64 CONV kernels and 256 FC kernels, i.e., PC = 64 and
PF = 256. From Table 5, we can see that the computational resource, i.e., DSPs
are almost fully utilized and the allocation is balanced between the CONV and
FC modules. The on-chip memories are sufficient to store the total amount of
input data and output data, since the intermediate data size is relatively small
for the proposed network (see Table 1). This is because the CNN-based HSI
method is doing pixel-wise processing and we can process each pixel in on-chip
buffers.
Table 5. FPGA resource utilization of the accelerator.
Resources LUTs FFs DSPs BRAMs
Used 46866 108991 832 210
Total 218600 437200 900 545
Utilization 21.4% 24.9% 92.4% 38.5%
5.5 Performance Comparison vs. Other Processors and Accelerators
We then compare the performance of our FPGA-based accelerator in FPGA
platform with other platforms (CPUs and GPUs). The CuDNN libraries and
batch processing are used for optimizing the GPU solution, and the compilation
flag -Ofast is activated for the CPU implementation. The results are shown in
Table 6. As a reference, we also show the execution time of BASS Net in CPU
and GPU. The BASS Net is not implemented in FPGA platforms due to the
reasons mentioned in Section 2.2. Our accelerator achieves the processing speed
of 25.2, 26, 16.4 and 11.2 us/pixel respectively for the four datasets. Compared
to the GPU, the average speedup is about 3 times. Compared to the CPU, we
achieve more than 70x speedup. It should be noted that CPUs and GPUs are
not realistic to be mount on a satellite or a drone because of their high power
consumption, and therefore their usability is very limited in space platforms.
Finally we compare our accelerator to other FPGA-based accelerators im-
plementing SVM [19,18]. These two accelerator are implemented in an Altera
Stratix V 5SGSMD8N2F45C2 FPGA on Maxeler MAX4 DFE [19], and in a Xil-
inx Kintex-7 XC7K325T-FF2-900 FPGA device [18] respectively. Due to these
accelerators have different DSP numbers compared to ours, we also provide the
speedups normalized by the number of DSPs. The results are shown in Table 7.
Compared to the SVM-based accelerators, our accelerator is based on CNN
model and therefore is much more computationally intensive due to the large
complexity of the network in order for accuracy improvement. This is exactly the
motivation that we accelerate the CNN-based HSI models on FPGA platforms.
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Table 6. Speedup of our proposed accelerators vs. CPUs and GPUs.
Execution time (us/pixel) CPU GPU FPGA
Indian Pines
BASS 1166 123 -
Ours 2180 99.6 25.2
Speedup* 86.5x 3.9x 1x
Salinas
BASS 1170 100.6 -
Ours 2026 102 26
Speedup* 78x 3.9x 1x
KSC
BASS 723 49.6 -
Ours 1511 46.4 16.4
Speedup* 92x 2.8x 1x
Botswana
BASS 808 53.5 -
Ours 978 37.7 11.2
Speedup* 87x 3.4x 1x
* The numbers in this row represent the speedups of our model run in
FPGA platform compared to that run in CPU and GPU platforms.
Table 7. Accuracy, Speed and Power consumption of our accelerator vs. other FPGA
accelerators implemented based on SVM methods.
Accuracy (%)
Speed Power
Mpixels/s Kpixels/s/DSP #DSP (W)
SVM DFE [19] 85.4 1.01 0.6 1680 26.3
SVM Kintex-7 [18] 81.3 0.65 0.7 840 4.25 a
Ours 98.7 0.09 0.1 900 9.0 b
a This is the power consumption reported in [18].
b The power consumption of ours is measured from the board using a power meter.
Nevertheless, our accelerator still achieves the same scale of speed in terms of
both pixel per second and pixel per second per DSP. Besides, our accelerator
has much less power consumption than the accelerator in [19]. Therefore, our
proposed accelerator is more promising for embedded HSI applications with high
accuracy and low power consumption requirement and on-board platforms.
6 Conclusion
This work proposes a hardware accelerator for CNN-based HSI applications on
FPGA platforms. We first adapt the state-of-the-art BASS Net for hardware
efficiency and accuracy improvement. Then we propose a hardware architec-
ture to accelerate our proposed network to achieve real-time processing speed.
Hardware optimization techniques are applied to customize and optimize our ac-
celerator together with design space exploration. Experimental results based on
public datasets show that our accelerator achieves notable accuracy improvement
compared to previous SVM-based FPGA accelerators, and significant speedup
compared to the respective implementation of our CNN model on CPUs and
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GPUs. Future work includes extending the network with other types of layers
such as depth-wise convolution for enhancing accuracy and performance, and
developing automatic tools to generate hardware designs for HSI applications.
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